

Application Notes
Genre: PLL
Circuit: CMOS 0.13um PLL
Technology: 0.13um CMOS
Vendor: Major Pure Play



Table of Contents

| | | |
|-----------|---|-----------|
| 1 | User Checklist..... | 4 |
| 2 | Using the Deep N-Well Layer | 4 |
| 3 | Introduction..... | 5 |
| 4 | Using PLLs for Frequency Multiplication and Clock De-skew..... | 5 |
| 4.1 | Clock frequency multiplication..... | 5 |
| 4.2 | Clock De-Skew | 7 |
| 5 | Period Jitter, Phase jitter and Phase Offset, Duty-Cycle definitions | 9 |
| 5.1 | Period Jitter | 9 |
| 5.1.1 | <i>Calculating Period Jitter</i> | 10 |
| 5.2 | Phase jitter and Phase Offset..... | 11 |
| 5.2.1 | <i>Calculating Phase Jitter</i> | 12 |
| 5.3 | Duty-Cycle..... | 12 |
| 6 | PLL Operating Conditions and Pin Settings..... | 13 |
| 6.1 | RES0, RES1, CP0, CP1 pin settings..... | 14 |
| 6.2 | LJ0, LJ1, LC0 and LC1 pin settings | 14 |
| 6.3 | PD pin settings | 14 |
| 6.4 | Feedback Path circuitry..... | 14 |
| 7 | Lock Detect | 15 |
| 8 | Power-Up Sequence | 15 |
| 9 | PLL Power Supply Filter | 16 |
| 10 | PLL Layout Implementation | 16 |
| 10.1 | PLL location..... | 17 |
| 10.2 | Routing over the PLLs | 17 |
| 10.3 | Routing PLL AVDD/AVSS signals..... | 17 |
| 10.4 | PLL AVDD/AVSS pin location..... | 18 |
| 10.5 | Routing PLL DVDD/DVSS signals..... | 18 |
| 10.6 | Routing PLL feedback signals | 19 |
| 10.7 | Routing PLL Output Clock ‘OUT’ | 19 |
| 10.8 | Reference clock signal integrity..... | 19 |
| 11 | Verilog Behavioral Model | 20 |
| 11.1 | Functional Verification of System Integration | 20 |
| 11.2 | Verilog Model Usage and Restrictions | 20 |

Application Notes
Genre: PLL
Circuit: CMOS 0.13um PLL
Technology: 0.13um CMOS
Vendor: Major Pure Play



| | |
|---|-----------|
| 12 Recommendations for Chip Implementation | 22 |
| 12.1 Reference clock signal integrity..... | 22 |
| 12.2 Feedback Path Signal Integrity | 22 |
| 12.3 Gated Muxes for Clock Signals | 23 |

Table of Figures

| | |
|--|----|
| Figure 1 : Phase Locked Loop Topology..... | 5 |
| Figure 2 : PLL use for Frequency Multiplication | 6 |
| Figure 3 : PLL Use for Clock De-Skew..... | 7 |
| Figure 4 : PLL use for Clock De-Skew (2)..... | 8 |
| Figure 5 : Period Jitter..... | 9 |
| Figure 6 : Clock Skew..... | 11 |
| Figure 7 : Duty-Cycle | 13 |
| Figure 8 : PLL operating frequency..... | 13 |
| Figure 9 : PLL Power Supply Filter..... | 16 |
| Figure 10 : Route Wire Resistance Calculation..... | 18 |
| Figure 11 : Reference clock input buffer placement using power cuts..... | 22 |
| Figure 12: Two input mux using nand gates..... | 23 |